Joseph Sifakis
Joseph Sifakis
Reseracher at Verimag laboratory, Grenoble
Підтверджена електронна адреса в
The algorithmic analysis of hybrid systems
R Alur, C Courcoubetis, N Halbwachs, TA Henzinger, PH Ho, X Nicollin, ...
Theoretical computer science 138 (1), 3-34, 1995
Specification and verification of concurrent systems in CESAR
JP Queille, J Sifakis
International Symposium on programming, 337-351, 1982
Symbolic model checking for real-time systems
TA Henzinger, X Nicollin, J Sifakis, S Yovine
Information and computation 111 (2), 193-244, 1994
On the synthesis of discrete controllers for timed systems
O Maler, A Pnueli, J Sifakis
Annual Symposium on Theoretical Aspects of Computer Science, 229-242, 1995
Modeling heterogeneous real-time components in BIP
A Basu, M Bozga, J Sifakis
Fourth IEEE International Conference on Software Engineering and Formal …, 2006
Property preserving abstractions for the verification of concurrent systems
C Loiseaux, S Graf, J Sifakis, A Bouajjani, S Bensalem, D Probst
Formal methods in system design 6 (1), 11-44, 1995
Use of Petri nets for performance evaluation
J Sifakis
Acta Cybernetica 4 (2), 185-202, 1979
An overview and synthesis on timed process algebras
X Nicollin, J Sifakis
International Conference on Computer Aided Verification, 376-398, 1991
The embedded systems design challenge
TA Henzinger, J Sifakis
International Symposium on Formal Methods, 1-15, 2006
Controller synthesis for timed automata
E Asarin, O Maler, A Pnueli, J Sifakis
IFAC Proceedings Volumes 31 (18), 447-452, 1998
The algebra of timed processes, ATP: Theory and application
X Nicollin, J Sifakis
Information and Computation 114 (1), 131-178, 1994
Composition for component-based modeling
G Gössler, J Sifakis
Science of Computer Programming 55 (1-3), 161-183, 2005
An approach to the description and analysis of hybrid systems
X Nicollin, A Olivero, J Sifakis, S Yovine
Hybrid Systems, 149-178, 1992
Rigorous component-based system design using the BIP framework
A Basu, B Bensalem, M Bozga, J Combaz, M Jaber, TH Nguyen, J Sifakis
IEEE software 28 (3), 41-48, 2011
Model checking: algorithmic verification and debugging
EM Clarke, EA Emerson, J Sifakis
Communications of the ACM 52 (11), 74-84, 2009
Modeling urgency in timed systems
S Bornot, J Sifakis, S Tripakis
International Symposium on Compositionality, 103-129, 1997
Fairness and related properties in transition systems—a temporal logic to deal with fairness
JP Queille, J Sifakis
Acta Informatica 19 (3), 195-220, 1983
The IF toolset
M Bozga, S Graf, I Ober, I Ober, J Sifakis
Formal Methods for the Design of Real-Time Systems, 237-267, 2004
Compiling real-time specifications into extended automata
X Nicollin, J Sifakis, S Yovine
IEEE transactions on Software Engineering 18 (9), 794-804, 1992
The discipline of embedded systems design
TA Henzinger, J Sifakis
Computer 40 (10), 32-40, 2007
У даний момент система не може виконати операцію. Спробуйте пізніше.
Статті 1–20